<?xml version="1.0" encoding="UTF-8"?>
<!-- generator="FeedCreator 1.8" -->
<?xml-stylesheet href="https://wiki.jegatron.se/lib/exe/css.php?s=feed" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="https://wiki.jegatron.se/feed.php">
        <title>Jegatron - fpga</title>
        <description></description>
        <link>https://wiki.jegatron.se/</link>
        <image rdf:resource="https://wiki.jegatron.se/lib/exe/fetch.php?media=wiki:dokuwiki.svg" />
       <dc:date>2026-07-03T19:57:09+00:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="https://wiki.jegatron.se/doku.php?id=fpga:de2-115&amp;rev=1662942654&amp;do=diff"/>
                <rdf:li rdf:resource="https://wiki.jegatron.se/doku.php?id=fpga:overview&amp;rev=1662942654&amp;do=diff"/>
                <rdf:li rdf:resource="https://wiki.jegatron.se/doku.php?id=fpga:vhdl&amp;rev=1749817997&amp;do=diff"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="https://wiki.jegatron.se/lib/exe/fetch.php?media=wiki:dokuwiki.svg">
        <title>Jegatron</title>
        <link>https://wiki.jegatron.se/</link>
        <url>https://wiki.jegatron.se/lib/exe/fetch.php?media=wiki:dokuwiki.svg</url>
    </image>
    <item rdf:about="https://wiki.jegatron.se/doku.php?id=fpga:de2-115&amp;rev=1662942654&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2022-09-12T00:30:54+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>de2-115</title>
        <link>https://wiki.jegatron.se/doku.php?id=fpga:de2-115&amp;rev=1662942654&amp;do=diff</link>
        <description>DE2-115

Development kit for the Altera (Intel) FPGA Cyclone IV, EP4CE115F29C7

Fungerar klockrent med Quartus Web Subscription (free) 13.0.1

DE2-115 har följande saker:
 FPGA  EP4CE115F29C7  Serial configuration IC  EPCS64  Oscillator  50 MHz  SRAM</description>
    </item>
    <item rdf:about="https://wiki.jegatron.se/doku.php?id=fpga:overview&amp;rev=1662942654&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2022-09-12T00:30:54+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>overview</title>
        <link>https://wiki.jegatron.se/doku.php?id=fpga:overview&amp;rev=1662942654&amp;do=diff</link>
        <description>FPGA For Fun

&lt;http://web.archive.org/web/20130703140922/http://www.fpgaarcade.com/library.htm&gt;

&lt;https://web.archive.org/web/20220409185633/https://www.ics.uci.edu/~jmoorkan/vhdlref/vhdl.html&gt;</description>
    </item>
    <item rdf:about="https://wiki.jegatron.se/doku.php?id=fpga:vhdl&amp;rev=1749817997&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2025-06-13T12:33:17+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>vhdl</title>
        <link>https://wiki.jegatron.se/doku.php?id=fpga:vhdl&amp;rev=1749817997&amp;do=diff</link>
        <description>VHDL

opencores -- Mostly verilog? Might find something useful

Things is should write down

	*  Math-functions for determining bit width (IEEE.math_real.all)
	*  Generic notation
	*  natural and conversion to integer and real
	*  Defining functions
	*  Entity instantiation</description>
    </item>
</rdf:RDF>
